

PAD Interface Control Document (ICD)

1 Introduction

This document specifies the communications and control protocol for PCs interfacing the current generation of Owlstone's FAIMS hardware platform called "PAD" and herein referred to as "Sensor Sub-system".

2 USB Communication : Sensor Sub-System <> Local PC

The USB stack on the Sensor Sub-System is implemented in a way that allows a virtual communication port to be installed on an interfaced PC. This virtual communications port is accessed in the same way that the RS232 ports are used. By emulating a serial link, a simple text based protocol is implemented to allow messages to be passed between the embedded PC and embedded processor.

The local PC accesses the virtual COM port and issues text strings formatted as command messages. These command messages are described in the **Command Messages** section (Section 2.1). Response messages are sent from the embedded processor to the local PC as formatted text strings. These response messages are described in the **Data Messages** section (Section 2.2).

To enable the pseudo-serial communications over the USB port a communications driver must be installed on the embedded PC. The information (.inf) and driver setup files specific to this product can be obtained from Owlstone. The PIC-USB Serial Driver is compatible with at least Windows XP Pro SP3 and Windows 7 (both 32 and 64 bit versions) – see Appendix 3.3

The hardware interface is defined as RS232 protocol at 115,200 baud with 8 data bits, 1 stop bit, no parity and no handshaking.

2.1 Command Messages

The Sensor Sub-System is controlled by setting registers in an FPGA (via the embedded processor) that subsequently control the various drive signals. The commands are given by single lower case characters. If the command takes a numeric argument the second character on the line must be a comma. Commands are terminated by an ASCII carriage return. All other ASCII control characters are ignored. There are a total of 42 registers on the FPGA. However not all of these are used for control. Only the registers involved in control are documented in this section.

2.1.1 Writing a command to an FPGA register

Format: use the ASCII "w" character, followed by the comma delimited value of the register address and the value to write. Values should be entered as optionally signed **ASCII character written decimal numbers**. Terminate the string using a carriage return:-

w,<address>,<value><CR>

if the command is successful the embedded processor will respond with the acknowledgement string

ok<CR>

If there is a problem, e.g. illegal register, malformed number etc then there will be a response of the form

error [optional text] <CR>

2.1.2 Reading back an FPGA Register Command

Format: use the ASCII "r" character, followed by a comma and then the register address. Terminate the string using a carriage return: -

r,<address><CR>

the embedded processor will respond with a FPGA register data message (see "Data Messages" Section). Values will be returned as **unsigned ASCII character written decimal numbers**. The returned value will always be unsigned, even if the register is defined as signed and written using a negative value.

2.1.3 Data Collection Command

Format: use the ASCII command 'g'. Terminate the string using a carriage return.

g<CR>

The embedded processor will respond with the acknowledgement string

ok<CR>

Notes

1) Data is collected in an internal buffer in the FPGA. The data in this buffer can optionally be returned to the user via the 'd' command.

2) The settings stored in FPGA registers are only manifest as voltages while the system is running. This occurs following the issue of the 'g' command. To run the system continuously without collecting data the "g" command must be reissued whenever bit zero of register 9 is cleared. This marks the end of the sweep.

2.1.4 Read Acquired Data Message

Format: use the ASCII character "d". Terminate the string using a carriage return. The number of words returned is twice the value in the FPGA register 15 (the number of steps in the Compensation Voltage). The returned data is formatted as **ASCII hexadecimal words**.

d<CR>

the embedded processor will respond with an acquired data message (see "Data Messages Section")

2.2 Data Messages

2.2.1 FPGA Register Data Message

Format: a text string, starting with ASCII string 'fpga' followed by comma delimited list of the address and register parameters. Values will be returned as unsigned ASCII character written decimal numbers. A carriage return indicates message termination.

fpga,<address>,<value><CR>

2.2.2 Acquired Data Message

Format: a text string, starting with the ASCII string 'data' followed by a comma delimited list of hexadecimal formatted words, where a word is two bytes long. A carriage return indicates message termination. The number of words returned is determined by the value in FPGA register 15 (number of steps in the "Compensation Voltage") and will be **TWICE** this value.

data,<first word>,<second word>,...,<last word><CR>

e.g. data,AB01,AB02,AB03...etc

© 2013 Owlstone Ltd Proprietary and Confidential Page 4 of 19

Where, for example, AB01 in hex is equivalent to 43777 in decimal. The data range will be integer values of 0 to 65535 corresponding to an Ion Current of –10 to +10 A.U.

2.3 Control Register Descriptions

The following lists each register on the FPGA embedded in Sensor Sub-System that serves to control output parameters. Note some register are read/write whilst some are read only. Registers are characterised by their size, function, range, default (setting when unit is first powered up) and format (as the decimal equivalent of the least significant bit). Read/write addresses also have a standard setting noted.

© 2013 Owlstone Ltd Proprietary and Confidential Page 6 of 19

Note: Compensation voltage step size whole part and fractional part can be determined from the following formulas:

step size whole part = quotient((step size, mV), $(3.0517578125mV)$)

step size fractional part = round(remainder((step size, mV), (3.0517578125mV))*65536)

Note: the Dispersion field is non-linear above 100% full scale, hence the truncation to approximately 100.823%. The Dispersion Field setting should not exceed 100% Full Scale, i.e. the setting sent to registers 10 and 31 should not exceed 65000.

Registers 16, 17, 18 & 19 must be set to the stated +/- 45.9V for proper operation of the Sensor Sub-System.

2.4 Worked command sequence

The sequence of events the local PC shall handle to communicate with the FPGA via the embedded processor can be summarized thus:

Open local communications port

Set Sensor Sub-System control parameters on FPGA (write necessary command strings to FPGA registers, e.g. see command sequence below)

Run CV Sweep

Request acquired data message

 $d < CP$

Re-set pulse amplitude or other FPGA control parameters? If true return to step 2 and re-write to registers as necessary. If false return to step 3 (loop "g" and "d" command).

Figure 1: Sequence of operation in Sensor Sub-System.

Note: the start command is simply the ASCII string g followed by a carriage return (*i.e.* g < CR>). Looping the g command would therefore be equivalent to running Sensor Sub-System in "Process Monitoring" mode on LoneStar, while looping with a re-write to registers 10 and 31 would be equivalent to running Sensor Sub-System in "Lab User" mode

Below is a worked example for an ASCII command sequence for operating the Sensor Sub-System. The following command strings would set Sensor Sub-System to perform a Compensation Voltage sweep and read back the subsequent acquired data.

Table 1: Example command sequence. **NOTE:** Register settings, 14, 44 and 15

The format of the data that is read back was described in the "Acquired Data String" section (section 4.2). The comma separated values can be translated to a one dimensional array which will have the positive mode CV data in the first half of the array and the negative mode CV data in the second half of the array. The array should be split at an index equal to the number of steps set in register 15. It should be recalled that the CV is swept in the positive and then negative mode by a triangular waveform. The negative mode data array will therefore be reversed to that of the positive mode.

At the end of a scan line all bias amplifiers are reset to zero. Uncalibrated amplifiers will usually exhibit an uncorrected offset of about 1.25V.

2.5 Tips, Caveats and Recommendations for Programming Sensor Sub-System

There are a variety of tips that can be provided to aid the programming of Sensor Sub-System.

2.5.1 CV Oversweep

Under most circumstance one would usually operate with all register settings kept constant with the exception of registers 10 and 31 which are used to alter the DF intensity.

Registers 10 and 31 should always be set to the same value in order to avoid charge build up effects on the FAIMS chip

At the edges of the CV sweep the output voltage is unstable. This creates "glitching" on one edge of the positive mode scan and similar glitching on the other edge of the negative mode scan. To overcome this one must "oversweep" and reject the data on the edges.

Use the 'ok'/'error' return string after writing to registers on the FPGA as an error handler and to create efficiency in your communications.

2.5.2 RF Wait times

It has been shown that running the FAIMS PAD/ Lonestar at 25MHz (26MHz in setup file) can cause excessive heating, based on investigations using a Rev 3.0 Sensor Head board. To run at higher DF levels it is required to pause between scans. It has been shown in previous work that a safe average power the existing FAIMS PAD / Lonestar cooling can cope with is 11W in the MOSFET. To achieve this average power, the off time must be adjusted as function of on time and DF level.

It can be shown that:

$$
t_{\text{off}} = t_{\text{on}} \frac{(1 - D)}{D}, \qquad \text{Equation 1 Note: if } t_{\text{off}} < 0 \text{ then } t_{\text{off}} = 0
$$

where

$$
t_{on} = 2(N_{steps} \cdot t_{sample} + 2 \cdot t_{oversweep}),
$$

$$
D = \frac{P_{\text{max}}}{P_{MOSFET}},
$$

and

$$
a = 0.3222
$$
, $b = 0.04329$, $P_{\text{max}} = 11$ W

DF is percentage

 $P_{MOSFFT} = a \cdot \exp(b \cdot DF)$

Using **Equation 1**, t_{off} was found for a few values of scan time and DF level that previous work had experimentally found a working toff for. The table below compares the measured and calculated values.

Table 1. Comparison of measured and calculated t_{off} values. t_{sample} =2ms, $t_{oversweep}$ =120ms

It can be seen from Table 1 that the calculated t_{off} values are slightly longer than measured. This is no bad thing as it allows a little bit more margin.

Validity of model

• The model has been compared to scan times of 8.67. That is a single line of a DF matrix taking 8.67 seconds (positive and negative mode) to complete. Scan times above this may exceed the maximum MOSFET temperature.

At very high DF the uncertainty in the measurement of power is huge as it depends on how long the power was applied (due to thermal run-away starting). Therefore, whilst the calculations match measurements pretty well at high DF caution must be used combining long scan times and high DF (>90%).

2.5.3 Heating

The interface board should not be allowed (although it is very unlikely) to overheat. Register 3 should be polled regularly during operation to ensure that overheating is not occurring. The maximum temperature allowed is 90°C. When running the Sensor Sub-System continuously it is recommended that an IF $T > 90^{\circ}$ C STOP case is programmed.

2.5.4 Bias voltages

Bias voltages are only applied when the system is sweeping.

2.5.5 Data read

After starting a data read (d) command, data is being sent to the PC as quickly as it is being acquired. Therefore, to reduce delays between compensation voltage sweeps, reading data from the USB port can start immediately after issuing the (d) command. A carriage return <CR> marks the end of the data stream.

Between the (g) command and (d) command, read/write register commands can be sent, e.g. read the sensor temperature and board temperature. This can be done to reduce delay between compensation voltage sweeps.

2.5.6 Propagation delay signal offset

There is a signal propagation delay in the hardware, which causes the positive mode signal to shift to the right and the negative mode signal to the left. This is compensated for by shifting the signals in the opposite direction. Since the signal delay is assumed to be a constant time period, the number of samples to shift the signal by depends on the sampling period.

The formula used for correction is as follows:-

Samples to shift in positive mode = round($4.3 + 4$ /(sample period, ms + 0.4)

Samples to shift negative = $2 +$ round(4.3 + 4/(sample period, ms + 0.4)

The positive mode signal is shifted left and the negative mode signal is shifted right.

Since the signal propagation delay depends on hardware components it may be slightly different between units – the difference will be negligible, but it will mean that the Reactant Ion Peak (RIP) is not absolutely offset to zero (with the RF switched off).

2.5.7 Bias amplifier setting

To manually set a bias amplifier read the calibration data from the appropriate register 32 thru 39 and write this to register 42. Write the required DAC value to register 5. Write the amplifier number to bits 12 thru 15 of register 9 together with bit 8.

2.6 Command Summary

The following commands are recognized by the system.

- ? Print help text, including the firmware version number.
- d Return ASCII formatted data.

Unrecognised or syntactically incorrect commands generate a message starting with the word error, e.g.

error <CR>

A fuller explanation may follow the word 'error' before the carriage return.

3 Appendices

3.1 Appendix 1 – Other registers

This section lists registers that exist in the FPGA but **should not** normally be written by data collection applications.

3.1.2 Address: 9 Read/Write

Size: 16 bits wide containing several sub-fields and bits

Function: S

Standard Setting: Unused

Function: Calibration information. Data written to this register is applied to the appropriate DAC using values written to register 5 and register 9.

Format MSB slope, LSB offset.

3.2 Appendix 2 – FPGA Register Map

Registers are unsigned unless otherwise stated.

3.3 Appendix 3 – Windows 7 Driver Installation

- Connect the sensor sub-system to a USB port.
- Navigate to device manager via the control panel.
- A device called 'Owlstone FAIMS Unit' should be listed under 'Other Devices'.
- Select this device and right click. Choose the 'Update Driver Software' option.
- In the next window select the option 'Browse my computer for driver software'.
- On the next window select the 'Browse' button and navigate to folder containing the files Mchpcdc.inf and Mchpcdc.cat, then click 'OK'.
- If a windows security warning is produced select 'Install this driver anyway'.

Note: the installation appears to take an unexpectedly long time.

• There is a final confirmation that must be dismissed using the 'Close' button.

The sensor sub-system will now appear under the 'Ports (COM & LPT)' heading with the title 'Owlstone USB Communications Port'.